



# G RAJATH KUMAR SHARMA

## CONTACT DETAILS

+91 7019475553  
grajath.jssateb@gmail.com  
www.linkedin.com/in/g-rajath-kumar-460777305  
https://github.com/GRajath

## PROFESSIONAL SUMMARY

Recent graduate with Bachelor's degree, in the year 2023, possessing a strong foundation in verilog, Static Timing Analysis, Design for Testability and Embedded Systems. Demonstrates excellent problem solving abilities and a proven team player. Eager to launch a career as a STA engineer and contribute innovative projects within the technology sector.

## PROFICIENCIES

### VLSI back-end. (Advanced)

Static Timing Analysis  
Floor-planning  
Placement  
Clock Tree Synthesis  
Routing

### Verilog (Intermediate)

Basic Syntax and Constructs  
Combinational and Sequential logic  
Finite State Machines  
Design Optimization

### Python Applications and Programming (intermediate)

Have used the Python libraries like; NumPy and Flask in my final year B.E project, alongside machine learning to make a prediction software for Crop Yielding, based on several natural factors.

## EDA TOOLS

### Design Compiler

Used in a project to synthesize RTL codes to obtain the gate-level netlist.

### PrimeTime

Used mainly for verifying setup and hold times of a given design and to meet the timing constraints in Static Timing Analysis.

### Fusion Compiler

Used for a variety of Physical design operations like; Floorplanning, Placement, CTS and Routing.

## LANGUAGES

- English
- Kannada
- Hindi

## INTERNSHIP

### "Verilog and VLSI back-end" at Maven Silicon

09/2023 - 05/2024

- **Discovered some basic concepts in VLSI front-end :**
  - Basic Electronic concepts
  - Digital Electronics
  - Verilog HDL
- **Worked on some VLSI back-end concepts;**
  - Physical Synthesis
  - Floor-planning
    - Design for Testability
    - Power-planning
    - Standard Cell Placement
    - Static Timing Analysis
    - Clock Tree Synthesis
    - Routing

## PROJECTS

### "1X3 Router"

Used Verilog HDL as the RTL language and Design Compiler to synthesize the written RTL. Then, used PrimeTime for STA and Fusion Compiler for rest of the PD flow.

### "Crop yield Prediction using machine learning"

The final year project that we worked on using machine learning, python, Flask, NumPy and few data science concepts. This project was used to predict:

- Which crop to grow in a particular region?
- What is the yield we get from that region?
- What is the average cost of the crop?
- Which fertilizers to use for what crop?

## ACADEMIC PROFILE

### JSS Academy of Technical Education, Bengaluru

2019 - 2023

B.E in Electronics and Communication

CGPA - 6.32

### SRI Chaitanya PU College, Bengaluru

2017 - 2019

PCMB in State board

Percentage: 67.17%

### Prarthana Education Society, Bengaluru

2005 - 2017

State board

Percentage - 71.52%